OPPRU LAB
-
소개
[1] RTL Design
[2] SystemVerilog
[3] Design Verification
[4] UVM
[5] DV Practice
[EDA Link 주소]
DuT & Specifications
TB Architecture
TB Setup
└ ⑴ tb_top module
└ ⑵ test class
└ ⑶ tb class
└ ⑷ env class
└ ⑸ virtual sequencer class
└ ⑹ transaction class
└ ⑺ agent class
└ ⑻ sequencer, driver, mon..
└ ⑼ scoreboard class
└ ⑽ uvm package
└ ⑾ test sequence class
Test Simulation
방명록
/
/
블로그 내 검색
[3] Design Verification
Powered by
Tistory
, Designed by
wallel
Rss Feed
and
Twitter
,
Facebook
,
Youtube
,
Google+
티스토리툴바